Human brain has a massively parallel and reconfigurable network with~10 11 neurons and ~10 15 synapses, and pyramidal neuron that receives spike inputs from thousands of synapses distributed across dendritic trees is often considered to be the computational engine of the brain [1] . Synaptic plasticity is the biological process by which specific patterns of synaptic activity result in changes in synaptic strength and is thought to contribute to learning and memory [2] . The idea of building brain-inspired adaptive artificial devices has been around for decades. At the outset, two-terminal devices such as memristors, phase change memory, and atom switches, etc, have been explored as the building blocks of neuromorphic systems [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] .
More recently, three-terminal neuromorphic devices have been demonstrated in the pursuit of the synaptic plasticity and computation in a single device with scalable and low-energy consumption [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] . The reported devices reveal alternative potentials in acting more than a weight tunable connection, which can perform signal processing/computing serving as synaptic filter, integrator, etc, in neuromorphic circuits [17, 18] . For example, synaptic filtering functions based on short-term plasticity was successfully mimicked in individual oxide-based synaptic transistor, and the frequency-dependent gain is as high as 6.0 at 50 Hz [17] . In vivo, synapses utilize a wealth of nonlinear mechanisms to transform synaptic input, which underlie a range of arithmetic operations on signals [24] . These functions achieved in individual threeterminal neuromorphic device could be further applied to reproduce intelligent behaviors of biological nerve systems such as collision avoidance, pattern recognition, and sensory processing.
Mechanical flexibility has been regarded as great traction in many new-concept electronic systems [25] [26] [27] . For example, ultrathin and flexible silicon nanomembrane transistorarray were proposed to record spatial properties of cat brain activity in vivo, which makes a high resolution brain-machine interface devices possible for the diagnostic and therapeutic applications [28] . Flexible neuromorphic devices with mechanical flexibility and neuromorphic Submitted to 3 computation ability thus are of great significance for a wide range of applications such as brain-computer interface, conformable bionic sensors, and neuromorphic systems [23, 28] .
Graphene is a very promising material for flexible devices because of its high mechanical property, high chemical stability and high stretchability etc. For example, graphene film deposited by chemical vapor deposition (CVD) method presents a low sheet resistance of few hundreds Ω⋅□ -1 or less and a high transmission of over 97.4%, which has been also demonstrated to be very significant for building flexible touch screen and OLED [29] [30] [31] [32] .
Graphene oxide (GO) is an insulating form of grapheme with an apparent band gap of 3.6
eV. Lee et.al. reported the fabrication of flexible graphene-based thin-film transistors (TFTs) on plastic substrates using graphene oxide (GO) as the gate dielectrics [33] . The dielectric constant of the GO dielectric films was estimated to be 5.0 at room temperature at 1.0 KHz, and no electric-double-layer (EDL) effect was found. Recently, it was reported that GO was a good proton conducting electrolyte in air ambient [34] , and extremely large specific gate capacitance can be measured in air ambient due to the EDL effect at low frequency [35] . In this communication, flexible graphene oxide/metal oxide hybrid neuromorphic devices coupled by proton conducting graphene oxide (GO) electrolyte films were fabricated on PET substrates.
Boolean logic operation was demonstrated in individual device with multiple input gates. At the same time, dendritic integrations in both spatial and temporal manners were successfully mimicked. What's more, a proof-of-principle visual system for emulating lobula giant motion detector (LGMD) neuron was demonstrated based on such flexible neuromorphic devices. Figure 1a and b shows the schematic diagram of graphene film deposition on Cu foil by chemical vapor deposition (CVD) method, and the roll-to-roll production of conducting graphene film on flexible PET substrate. Basically, the graphene on Cu foil was attached to one piece of thermal release tape by a roll-to-roll machine, which was subsequently immersed in ammonium peroxydisulfate solution for etching Cu foil [29] . Next, the graphene film can be transferred to the PET substrate after a roll-to-roll thermal releasing process at 120 anticlockwise hysteresis loop of ~0.2 V is observed, which is likely due to the existence of mobile protons in the GO film [36, 37] . No appreciable degradation in performance can be observed even after bending for 1000 times. A high current ON/OFF ratio of ~2×10 6 Figure   3b , the majority protons in the GO film will migrate to the GO/G2 gate electrode interface when V GS2 =-1.0 V. When V GS1 sweeps from -1.5 to 1.5 V, few protons can migrate to the GO/IZO channel interface. In this case, few electrons can be electrostatically coupled in the IZO channel layer, which will result in a low drain current. On the contrary, when V GS2 =1.0 V and V GS1 sweeps from -1.5 to 1.5 V, abundant protons will migrate to the GO/IZO channel layer interface, and extremely strong EDL capacitive coupling can result a high conductivity in the IZO channel layer. In a conclusion, the ON state (>100 µA) of the IZO channel can only be achieved when both of the two gate inputs were ≥1.0 V. Such phenomenon is very similar to the 'AND' logic. If we set the input voltage of -1.0 V to be logic '0' and 1.0 V to be logic '1', an 'AND' logic can be achieved as shown in Figure 3c [38] . Two square wave sequences with different periods (the former is twice than the latter) were applied on G1 and G2, respectively, thus the two bits binary inputs of '00', '01', '10' and '11' can be obtained sequentially. As shown in Figure 3c , the ON state of IZO channel can only be achieved when the input signals are '11', which indicate the 'AND' logic. As the ON/OFF ratio is higher than Next, synaptic/neuronal emulations in individual flexible neuromorphic device will be discussed. To mimic the behaviors of the biological synapse, voltage pulses applied on the gate electrodes are regarded as the presynaptic spikes, and the induced channel current is defined as the postsynaptic current [14] [15] [16] [17] [18] . 
where A 0 , A, τ and β are the channel current measured at V GS =0 V, the EPSCamplitude, time constant and material-dependent index, respectively. Figure 4b shows a two layer model of hierarchical parallel processing in dendritic trees [39, 40] . Presynaptic spiking inputs are integrated locally in dendritic subunits, each of which computes the sum of its local inputs nonlinearity. Dendritic integration plays an important role in information transformation including addition of nonsimultaneous unitary events (temporal summation) and addition of unitary events occurring simultaneously in separate regions of the dendrite (spatial summation) [41] . First, a form of temporal summation is illustrated in Figure 4c [42] . Two temporal correlated spikes (V1, V2, 0.2 V, 10 ms)) were applied on G1 and G2, respectively.
If the zero time is defined at V2 just ended, the EPSC amplitude measured at zero time is highly dependent on the time interval between the two spikes. For example, when V1 is triggered before V2 with a time interval of 40 ms (∆T=-40 ms), the EPSC amplitude measured at zero time is 41 nA. When the V1 is triggered synchronously with the V2, the EPSC amplitude is 120 nA. When the V1 is triggered after the V2 with a time interval of 40 ms (∆T=40 ms), the EPSC amplitude is 16 nA. Figure 4d illustrates a dynamic logic established by the spatiotemporal correlated spikes, which is unsymmetrical with increasing |∆T|. When ∆T>0, the EPSC amplitude measured at zero time is equal to the amplitude triggered individually by V2. When ∆T≤0, the residual protons triggered by V1 can augment the followed EPSC. In that case, EPSC measured at zero time is larger than the EPSC triggered individually by V2. When ∆T decreases further, the increase in the EPSC amplitude at zero time by V1 will be gradually less significant. Figure 5e , the binary inputs of '00', '01', '10' and '11' were applied on Gate 1 and Gate 2'. Only when input signals are '11', the EPSC amplitude is larger than the EPSC threshold, which indicates the 'AND' logic. As shown in the right panel of Figure 5e , as long as input V 2 is '1', the EPSC amplitude is larger than the EPSC threshold, which indicates the 'YES V2 ' logic. Figure 5f shows the truth tables and the ideal summation surfaces for the two logics. Such logics can have important implications in capturing the computing powers in neuronal system where the nonlinear and analog mechanisms are predominant [23, 43] . What's more, in a neural network, the synaptic weight distribution is varied dependent on a number of factors such as the synapse location [44, 45] . Therefore, the electrode area can be regarded as a key factor for designing the synaptic weight distribution in the neuromorphic system based on the proposed artificial neuron.
In nature, the ability of an animal to detect approaching objects is quite essential to prevent collisions and avoid capture by predators [46, 47] . The lobula giant movement detector (LGMD) neuron is part of a neural circuit thought to be involved in the generation of escape behaviors.
Approaching objects are distinguished by the LGMD using the increasing speed of edge movement and increasing length of the edges [46] . Previously, emulation of LGMD behaviors was realized based on large-scale integration circuit with high energy consumption [48, 49] .
Here, we propose a proof-of-principle neuromorphic module based on our neuromorphic devices for LGMD neuron behaviors emulation. As shown in Figure 6a , the 20×20 photoreceptor array (P 11 , P 12 , …) is connected to the multiple in-plane gate arrays (G 11 , The edge movement thus can be detected by comparing the difference between the successive images. The excitatory stimulus (0.5 V, 1.0 ms) can be triggered only when the object edge is detected by a photoreceptor. The excitatory stimuli are then send to corresponding presynaptic terminals (gates) of the neuron transistor (See details in S1 to S4, supporting information).
In our simulation, the inputs to the network are a series of computer-generated images of the moving object with a fixed l/v, where l is the object's half-size and v is approach speed.
The simulated time is set to be one per millisecond. Each image is mapped onto the photoreceptors array. The output of the flexible neuron transistor is calculated based on the Eq.
1. The parameters of A 0 , A, τ and β were set to be 10 nA, 37.5 nA, 1.06 ms and 0.35, respectively. These parameters are estimated from the experimental data of EPSCs. The weights of all the presynaptic terminals were set equally. Firstly, when the object moved toward the photoreceptor array with l/v=50 ms, the response of the neuron transistor is shown in Figure 6b . The response of the neuron transistor increases dramatically when the object is approaching as shown in Figure 6b . The maximum value of ~2.2 µA is obtained at 28 ms before collision. At the beginning, the angular size of the object is smallest, and few of the photoreceptors can detect the changes of the edges. When the object is looming, the edges length becomes larger and the edge movement becomes faster. Therefore, more excitatory stimuli can be triggered with an increased frequency. However, when the object is moving away at the same speed, the neuron transistor responses intensively at the beginning, and decays gradually after that as shown in Figure 6c . The maximum value of ~1.7 µA is obtained Finally, patterned 150-nm thick IZO source/drain and gate electrodes (1000 µm×150 µm)
were deposited through another nickel shadow mask by thermal evaporation method.
Device Electrical Characterizations:
The frequency dependent capacitances of GO films were characterized by a Solartron 1260A Impedance/Gain-Phase Analyzer. The electrical measurements of the neuron transistors were performed on a semiconductor parameter characterization system (Keithley 4200 SCS) at room temperature with a relative humidity (RH) of 50 %. 
S1
When the object is approaching to the array. Figure S1 . The schematic diagram illustrates the geometrical relationship between the object and the photoreceptor in yoz plane. The object is moving toward the photoreceptor array from B to A at a speed of v. At the beginning, the angular size of the object at the array is 2·θ 0 , and the edge length in the array is equivalent to 2·n 0 photoreceptors (n 0 is an integer). The size of the object is 2⋅l. The size of photoreceptor array is N×N (N=2n, n=1, 2, …).
As shown in Figure S1 , the angular size of object is 2·θ(t). The angular size is given by trigonometry that tanθ(t)=l/|v⋅t|, where v and t are motion speed and time to collision (t<0),
respectively. In that case, the edge length of the object (2⋅L) in the photoreceptor array is determined by 2⋅n 0 ⋅tanθ(t)/tanθ 0 . Therefore, L can be estimated by the following equation: 
When the object was moving toward the array, the edges of the object in the array moved from the center to the periphery. Figure S2 shows three cases during the looming of the object, where the size of the array is 10×10 (N=10). As shown in Figure S2a , the edges of the object were detected by P 55 , P 65 , P 56 and P 66 . As shown in figure S2b, the edges were detected by P 44 , P 54 , P 64 , P 74 , P 45 , P 75 , P 46 , P 76 , P 47 , P 57 , P 67 and P 77 . As shown in figure S2c, the edges were detected by P 33 , P 43 , P 53 , P 63 , P 73 , P 83 , P 34 , P 84 , P 35 , P 85 , P 36 , P 86 , P 37 , P 87 , P 38 , P 48 , P 58 , P 68 , P 78 and P 88 . When the object edge was detected by a photoreceptor, the excitatory stimulus (0.5 V, 1 ms) would be triggered and send to the corresponding gates (G 11 , G 12 …, as shown in Fig. 6a in the manuscript) of the graphene/metal oxide hybrid neuron transistors. Figure S2 . (a) to (c) When the object is moving toward the array, the edges will move in the array from the center area to the periphery.
In that case, when the edge length in the array (2⋅L) is integer multiples of the size photoreceptor size, the excitatory spikes can be generated. Therefore the triggering time (T) of The number of the excitatory photoreceptors for each k is 4(2n-1) deduced from the Figure   S2 .
S2 When the object is moving away from the array.
On the contrary, when the object is moving away from the array, the object edges are moving from the periphery to the center. And the number of the excitatory photoreceptors for each k is 4(2n-1), too.
S3 When the object is moving paralleled with the array. Figure S3 (a) to (c) show three cases during the object is moving rightward the photoreceptor array.
When the object is moving rightward (or leftward), the edge length in the array is constant (2⋅n 0 ), as shown in Figure S3 . And the frequency of the excitatory spikes is fixed and dependent on the motion speed. If the size of a photoreceptor is a, the time interval between the excitatory spikes is a/v.
S4 The parameters for the simulations.
The parameters for the three cases, i. e. approaching, moved away and translation, were listed in table SI, SII and SIII, respectively. 
